

FIG. 1



FIG. 2

UNIT GROUP	OPERATIONS	REGISTER FILE ACCESS	
		PRIMARY DATAPATH	ALTERNATIVE DATAPATH
A	- GENERAL ARITHMETIC - BOOLEAN AND CONTROL REGISTER ACCESS	R/W	R
C	- COMPARE, SHIFT, BOOLEAN - ARITHMETIC: ADD, SUB	R/W	R
S	- SHIFT, ROTATE, EXTENDED BOOLEAN - ARITHMETIC: ADD, SUB	R/W	R
M	- MULTIPLY - ARTHMETIC: ADD, SUB	R/W	R
D	- LOAD - STORE - ADDRESS COMPUTATION	W TO BOTH R FROM BOTH R/W BOTH	
P	- BRANCH	R FROM BOTH	

R=READ, W=WRITE

FIG. 3


PHYSICALLY OUTSIDE DSP CORE
REGISTER FILE READ PHASE
REGISTER FILE WRITE PHASE
FETCH
98
DECODE
100
EXECUTE
102
F0
F1
F2
F3
F4
D0
D1
D2
D3
E
E/M0
M1
M2
S0
S1
S2
S3
S4
L0
L1
L2
L3
L4
L5
STORES
LOADS
COMMON TO ALL INSTRUCTIONS
UNIT GROUP SPECIFIC
STD PIPELINE
90
MULT PIPELINE
92
STORE PIPELINE
94
LOAD PIPELINE
96
RELATIONSHIP BETWEEN PIPELINE AND DATAPATH UNIT GROUP
A,C,S,P
M
D
D

FIG. 4

STAGE	FUNCTION
F0	SEND PC TO PROGRAM MEMORY CONTROLLER. LDIP ASSIGNED.
F1	CACHE BLOCK SELECT.
F2	ADDRESS PHASE OF INSTRUCTION CACHE ACCESS.
F3	DATA PHASE OF INSTRUCTION CACHE ACCESS.
F4	FETCH PACKET SENT TO DSP.

FIG. 5a

STAGE	FUNCTION
D0	DETERMINE VALID INSTRUCTIONS IN CURRENT FETCH PACKET.
D1	SORTS INSTRUCTIONS IN EXECUTE PACKET ACCORDING TO DESTINATION UNITS.
D2	INSTRUCTIONS SENT TO DESTINATION UNITS. CROSSPATH REGISTER READS OCCUR.
D3	UNITS DECODE INSTRUCTIONS. REGISTER FILE READ (2ND PHASE).

FIG. 5b

UNIT	STAGE	FUNCTION
NON M UNIT	E	EXECUTION OF OPERATION BEGINS AND COMPLETES. FULL RESULT AVAILABLE AT END OF CYCLE.
M UNIT	M0	EXECUTION OF MULTIPLY OPERATION BEGINS. (OR, NON-MULTIPLY OPERATION BEGINS AND COMPLETES.)
M UNIT	M1	MULTIPLY OPERATION CONTINUES. (OR, NON-MULTIPLY RESULT WRITTEN TO REGISTER FILE (PHASE 1).)
M UNIT	M2	MULTIPLY OPERATION COMPLETES.

FIG. 5c

STAGE	FUNCTION
E	ADDRESS GENERATION OCCURS. REGISTER FILE ACCESS FOR READ DATA.
L0	LOAD ADDRESS GENERATED DURING E IS SENT TOWARDS THE DMC.
L1	ADDRESS DECODE, TC ARBITRATION, TAG COMPARES.
L2	ADDRESS DECODE, TC ARBITRATION, TAG COMPARES.
L3	ADDRESS PHASE OF DATA CACHE ACCESS.
L4	DATA PHASE OF DATA CACHE ACCESS.
L5	64-BIT DATA SENT TO DSP.

FIG. 5d

STAGE	FUNCTION
E	ADDRESS GENERATION OCCURS. REGISTER FILE ACCESS FOR WRITE DATA.
S0	ADDRESS SENT TO DMC.
S1	ADDRESS DECODE IN DMC. WRITE DATA ALIGNMENT.
S2	TAG COMPARE IN DMC. WRITE DATA SENT TO DMC.
S3	ADDRESS PHASE IN DATA CACHE.
S4	DATA PHASE IN DATA CACHE.

FIG. 5e



FIG. 6a


FROM FIG. 6A
M
S
C
A
READS
WRITEBACKS
EXECUTION
CONTROLS
D3
116
10 INSTRUCTIONS
DISPATCHED
114
D2
112
D1
D0
F4
F0
110
108
106
104
256
RECEIVE FETCH PACKET FROM I-CACHE
SEND PC TO PMC
INSTRUCTION
PIPELINE
BRANCH TARGET ADDR
P
84
82
80
78
74

FIG. 6b


SHARED DP
SEPARATE DP (A OR B)
SINK
SOURCE
HOTPATHS
READ OR WRITE PAIR
CROSS PATH MUX
MUX
TO DMC
FROM DMC
ALIGN
72
32
ADDR FOR LD/ST
64
STORE DATA
64
LOAD DATA
STORE
ALIGN
122
D UNIT GROUP
LOAD
120
ADDRESS
118
OFFSET
BASE
HOTPATH
64
64
64
FROM ALTERNATE DATA PATH
32
32
CONSTANT FOR D
14
P UNIT GROUP
64
TO ALTERNATE DATA PATH
32
CONSTANT FOR P
21
74
32
32
32
TO PMC
32
32
64
PC
32
76
REGISTER FILE
0-15
16-31
CONSTANTS FOR
M
S
C
A
5
64
32
32
32
CROSS-PATH
M UNIT GROUP
ADDER
124
MULTIPLIER
126
HOTPATHS
84
S UNIT GROUP
ADDER
BASIC/SPECIAL RB
82
C UNIT GROUP
ADDER
COMPARE
SHIFTER/BASIC RB
80
A UNIT GROUP
ADDER
BIT DETECT
78
32
CR FILE
32

FIG. 7



FIG. 8

|| [PREDICATION REG] INSTRUCTION_MNEMONIC .UNIT-DATAPATH-CROSSPATH OP1, OP2, DST

WHERE:

||	=TO BE SCHEDULED IN PARALLEL WITH PRECEDING INSTRUCTION(S)
[PREDICATION REG]	=REGISTER CONTAINING PREDICATION VALUE
.UNIT	=A,C,S,M,D,P UNIT GROUPS
DATAPATH	=1 FOR DATAPATH A, 2 FOR DATAPATH B
CROSSPATH	=X IF ONE OPERAND COMES FROM OPPOSITE REGISTER FILE
OP1, OP2	=SOURCE REGISTERS
DST	=DESTINATION REGISTER

UNIT GROUP	ASSEMBLY NOTATIONS		ASSEMBLY EXAMPLES	WITH CROSSPATH
	DATAPATH A	DATAPATH B		
A	.A1	.A2	ADD .A1 A1,A2,A3 SUB .A2 B1,B2,B3	ADD .A1X A1,B2,A3 SUB .A2X B1,A2,B3
C	.C1	.C2	CMPEQ .C1 A1,A2,A3 CMPEQ .C2 B1,B2,B3	CMPEQ .C1X A1,B2,A3 CMPEQ .C2X B1,A2,B3
S	.S1	.S2	SHL .S1 A1,A2,A3 SHL .S2 B1,B2,B3	SHL .S1X A1,B2,A3 SHL .S2X B1,A2,B3
M	.M1	.M2	MPY .M1 A1,A2,A3 MPY .M2 B1,B2,B3	MPY .M1X A1,B2,A3 MPY .M2X B1,A2,B3
D	.D		LDB .D *A8,A12 STB .D A8,*A12 ADDAH .D A8,A2,B1	n/a
P	.P		B A8	n/a

FIG. 15


VALID
READ ADDRESS
15x1
15x5
1
5
D2
L2
CONDITIONAL 5 TO 32 ADDRESS DECODE
REPLICATED 15 TIMES WITH 0/1 INJECTED FOR 4 TO 16 DECODERS
D3
L1
32x12
READ FROM RF CORE
D3
TO A,S,C,M D,CR UNIT GROUPS
32x15
L2
FROM DECODE
WRITE ADDR
PREDCOND
9x4
9x5
PREDICATION PREDECODE
E
L1
9x6x2 (WRITE_IF_0/0z)
5 TO 32 ADDRESS PREDECODE
WRITE_VALID
WRITE KILL
E
WRITE ARBITRATION
L2
32x6
6x3 (a2:0)
PREDICATION
FROM A,S,C,M D,CR UNIT GROUPS
3
TO B RF
32x9
6
3
FROM B RF
WRITE TO RF CORE
L1

FIG. 9


R
L2
EXECUTE
L1
W
L2
XL
CO
TO C UNIT GROUP
CO
SAT
TO ASR
+/-
128
Z
130
LM BIT DETECT
132
R/Z LOGIC
134
PACK
136
SHUFFLE
138
LOGIC
140
DIVSEED
142
PRE-MUX1
148
PRE-MUX2
148
PRE-MUX3
148
OUTPUT MUX
148
RESULT
TO RF
CONTROL
OPCODE CONSTANT
SRC1
FROM RF
CROSSPATH DATA
SRC2
144
146
CR
143
FROM S UNIT GROUP
FROM C UNIT GROUP
PUNIT GROUP
CR
143
32

FIG. 10



FIG. 11



FIG. 12



FIG. 13



FIG. 14

Mnemonic	Action	Operation
LDB[U] 168	Load byte	Memory → B/A XXXXXXba → SSSSSSba (signed (s)) XXXXXXba → 000000ba (unsigned (u))
LDH[U] 170	Load halfword	Memory → B/A XXXXdcba → SSSSdcba (s) XXXXdcba → 0000dcba (u)
LDW 172	Load word	Memory → B/A hgfedcba → hgfedcba
LDD 174	Load double	Memory → B/O A/E ponmlkji hgfedcba → ponmlkji hgfedcba

FIG. 16

Mnemonic	Action	Operation
STB 176	Store byte	B/A → Memory XXXXXXba → 000000ba
STH 178	Store halfword	B/A → Memory XXXXdcba → 0000dcba
STW 180	Store word	B/A → Memory hgfedcba → hgfedcba
STD 182	Store double	B/O A/E → Memory ponmlkji hgfedcba → ponmlkji hgfedcba

FIG. 17

Mnemonic	Action	Operation
LDW_BH[U] 184	Word: unpack the bytes into halfwords	Memory B/O A/E hgfedcba → SShgSSfe SSdcSSba (signed (s)) hgfedcba → 00hg00fe 00dc00ba (unsigned (u))
LDW_BHI[U] 186	Word: unpack the bytes into halfwords interleaved	Memory B/O A/E hgfedcba → SShgSSdc SSfeSSba (s) hgfedcba → 00hg00dc 00fe00ba (u)
LDW_HW[U] 188	Word: unpack the halfwords into words	Memory B/O A/E hgfedcba → SSSShgfe SSSSdcba (s) hgfedcba → 0000hgfe 0000dcba (u)
LDD_BH[U] 190	Double: unpack the bytes into halfwords	Memory BO BE AO AE ponmlkji hgfedcba → SSpoSSnm SSlkSSji SShgSSfe SSdcSSba (s) ponmlkji hgfedcba → 00po00nm 00lk00ji 00hg00fe 00dc00ba (u)
LDD_BHI[U] 192	Double: unpack the bytes into halfwords interleaved	Memory BO BE AO AE ponmlkji hgfedcba → SSpoSSlk SSnmSSji SShgSSdc SSfeSSba (s) ponmlkji hgfedcba → 00po00lk 00nm00ji 00hg00dc 00fe00ba (u)
LDD_HW[U] 194	Double: unpack the halfwords into words	Memory BO BE AO AE ponmlkji hgfedcba → SSSSponm SSSSlkji SSSShgfe SSSSdcba (s) ponmlkji hgfedcba → 0000ponm 0000lkji 0000hgfe 0000dcba (u)
LDD_HWI[U] 196	Double: unpack the halfwords into words interleaved	Memory BO BE AO AE ponmlkji hgfedcba → SSSSponm SSSShgfe SSSSlkji SSSSdcba (s) ponmlkji hgfedcba → 0000ponm 0000hgfe 0000lkji 0000dcba (u)

FIG. 18

Mnemonic	Action	Operation
STBH_W 198	Pack the LS byte of each halfword into a word	B/O A/E Memory XXhgXXfe XXdcXXba → hgfedcba
STBHI_W 200	Pack the LS byte of each halfword interleaved into a word	B/O A/E Memory XXhgXXdc XXfeXXba → hgfedcba
STHW_W 202	Pack the LS halfword of each word into a word	B/O A/E Memory XXXXhgfe XXXXdcba → hgfedcba
STBH_D 204	Pack the LS byte of each halfword into a double	BO BE AO AE Memory XXpoXXnm XXlkXXji XXhgXXfe XXdcXXba → ponmlkji hgfedcba
STBHI_D 206	Pack the LS byte of each halfword interleaved into a double	BO BE AO AE Memory XXpoXXlk XXnmXXji XXhgXXdc XXfeXXba → ponmlkji hgfedcba
STHW_D 208	Pack the LS halfword of each word into a double	BO BE AO AE Memory XXXXponm XXXXlkji XXXXhgfe XXXXdcba → ponmlkji hgfedcba
STHWI_D 210	Pack the LS halfword of each word interleaved into a double	BO BE AO AE Memory XXXXponm XXXXhgfe XXXXlkji XXXXdcba → ponmlkji hgfedcba

FIG. 19